FOSS EKV2.6 at GitHub by Grabinski, Wladek et al.
FOSS EKV2.6 at GitHub
Wladek Grabinski1, Marcelo Pavanello2, Michelly de Souza2, 
Daniel Tomaszewski3, Jola Malesinska3, Grzegorz Głuszko3, Matthias Bucher4, 
Nikolaos Makris4, Aristeidis Nikolaou4, Ahmed Abo-Elhadid5, Marek Mierzwinski6, 
Laurent Lemaitre7, Mike Brinson8, Christophe Lallement9, Jean-Michel Sallese10, 
Sadayuki Yoshitomi11, Paul Malisse12, H.J. Oguey13, Stefan Cserveny13, 
Christian C. Enz10, Francois Krummenacher10 and Eric Vittoz10
‘
1 MOS-AK Association (EU), 2 Centro Universitario FEI, Sao Bernardo do Campo (BR), 
3 Institute of Electron Technology, Warsaw (PL), 4 Technical University of Crete, Chania (GR),
5 Mentor Graphics (USA), 6 Keysight Technologies (USA), 7 Lemaitre EDA Consulting, 
8 London Metropolitan University (UK), 9 ICube, Strasbourg University (F), 10 EPFL Lausanne (CH),




□ FOSS Modeling/Simulation Flow
□ Development of the Compact Models 
□ EKV v2.6 Model Structure
□ Testchip Layout
□ Parameter Extraction Methodology 
□ Electrical Characterization
■ Pinch-off Voltage Characteristic 
■ IV and CV Characteristic




■ FOSS EKV2.6 Verilog-A at https://github.com/ekv26/model
□ Summary
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Moore’s Law
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Moore’s Law (cont.)
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FOSS Modeling/Simulation Flow



















Development of the Compact Models































































□ Number of DC model parameters vs. the year of the introduction of the model 
Most recent versions of the BSIM, EKV, HiSIM and PSP models are included
□ Significant growth of the parameter number that includes geometry (W/L) scaling
Development of the Compact Models































































□ Number of DC model parameters vs. the year of the introduction of the model 
Most recent versions of the BSIM, EKV, HiSIM and PSP models are included
□ Significant growth of the parameter number that includes geometry (W/L) scaling
□ Independent MOSFET model development based on the roots of the semiconductor 
physics and the design driven EKV modeling methodology
□ EKV preserves coherent charge-based framework for static/dynamic modeling
EKV v2.6 Model Structure
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Bulk-reference, symmetric model structure.
Drain current expression including drift and diffusion:
where:
EKV v2.6 Model Structure (cont.)
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Physical model basis leads to accurate description of 
transconductance-to-current ratio at all current levels allows 
coherent derivation of all model quantities including static, 
dynamic and noise modeling aspects.
 Testchip Layout in 180nm CMOS
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W=0.24 μm; L=0.18 μm (min.size 
devices)
W=3 μm; L=0.18, 0.24, 0.3, 0.4, 0.6, 1.0 
μm
W=0.24, 0.3, 0.5, 1.0 μm; L=1.0 μm
W=10 μm; L=10 μm (max.size devices)
10 parallel fingers of W=5 µm, L=10 µm
W=50 µm, L=10 µm (wide devices)
CMOS inv.  INV1 WN=0.24 μm, WP=0.24 μm, LN= LP =0.18 
μm
CMOS ring osc. 
OSC1






W=10 µm, L=100 µm (10 fingers)
Europractice is acknowledged for providing free access to UMC 180 nm 
CMOS silicon and all corresponding libraries and PDKs for the EKV2.6 
test chip design and manufacturing.
Parameter Extraction Methodology 
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• Parameter extraction methodology established for EKV v2.6
• Sequential task performed from an array of transistors
in the W/L plane.
Pinch-off Voltage Characteristic 
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• Pinch-off voltage measurement at constant current (IS/2)
• Gate voltage VG is swept and VP=VS is measured at the source for a 
transistor biased in moderate inversion and saturation
• Effects of short- and narrow-channels are analyzed using the 
charge-sharing approach.
• Corresponding parameters: LETA and WETA
Transfer Characteristics in Saturation
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• ID-VG measurement in saturation
• Determine gate transconductance gm
• Extract technology current I0, slope factor n a
p- and n-MOS IV Characteristics
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• ID-VG and ID-VD measurements
CV Characteristics – Extraction of Cox
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• Split CV measurements
• CGG total gate capacitance
• CGC channel capacitance
• CGB gate-bulk capacitance
• Extraction of gate capacitance Cox
• Cox obtained in inversion: 
Cox=CGG, inv(max)/(W∙L)
Parameter Units NMOS PMOS
COX F/m2 8.00E-3 7.80E-3
TOX m 4.31E-9 4.42E-9
Input Noise Power Spectral Density Svg(f)
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• Referring output noise to the input:
• SVG(f) =SID(f)/gm
2
• Extract KF, AF parameters
Parameter Units NMOS PMOS
KF V2F 6E-25 6E-24
AF - 0.92 1.33 
Comparison nMOS-pMOS 180nm CMOS
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•Use input referred noise to compare among different devices
• nMOS input referred noise is lower than pMOS @f ≤ 250 Hz
• But: … nMOS has higher corner frequency fc.
• “1/f” is not always 1/f !
ADMS - Overview







ADS, Eldo, Mica, hspice, 
Spectre, Titan, zspice, 


















Qucs EKV2.6 n-MOSFET Long Channel IVs
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Transfer Ids-Vgs characteristics Output Ids-Vds characteristics
[REF] http://qucs.sourceforge.net 
FOSS EKV2.6 Verilog-A Outlook 
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● EKV RF modeling 
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